

SN74LS32N

■ Product Introduction

The SN74LS32N is a two input OR gate integrated circuit with four sets of independent components.

■ Product Features


- Integrating four sets of two input OR gate circuits
- Fully compatible with TTL/DTL input and output logic level
- Package : DIP14, SOP14

■ Product Applications

- Digital logic driver
- Industrial control applications
- Other application areasBattery-powered equipment

■ Package and Pin Assignment

| SOP14 or DIP14. | | | |
|-----------------|----------------|--------|----------------|
| Pin NO | Pin Definition | Pin NO | Pin Definition |
| 1 | Input A1 | 14 | Supply VCC |
| 2 | Input B1 | 13 | Input B4 |
| 3 | Output Y1 | 12 | Input A4 |
| 4 | Input A2 | 11 | Output Y4 |
| 5 | Input B2 | 10 | Input B3 |
| 6 | Output Y2 | 9 | Input A3 |
| 7 | Supply GND | 8 | Output Y3 |




■ Absolute Maximum Ratings

| Item | Symbol | Maximum Ratings | Unit |
|-----------------------|----------|-----------------|--------|
| Supply voltage | V_{CC} | 7 | V |
| Input voltage | V_I | 7 | V |
| Power dissipation | P_D | 500 | mW |
| Operating temperature | T_A | 0-70 | °C |
| Storage temperature | T_S | -65-150 | °C |
| welding temperature | T_w | 260 | °C,10s |

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



$$Y = A + B$$

■ Function Table

| Inputs | | Output |
|--------|---|--------|
| A | B | Y |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | H |

H = High Logic Level

L = Low Logic Level

■ Recommended Operating Conditions

| Item | Symbol | Min | Tpy | Max | Unit |
|-----------------------|-----------------|------|-----|------|------|
| Supply voltage | V _{CC} | 4.75 | 5 | 5.25 | V |
| Input voltage | V _{IH} | 2 | — | — | V |
| | V _{IL} | — | — | 0.7 | V |
| Output current | I _{OH} | — | — | -400 | uA |
| | I _{OL} | — | — | 8 | mA |
| Operating temperature | T _A | 0 | — | 60 | °C |

■ Electrical Characteristics

(T_A=25°C, Unless specified)

| Item | Symbol | Min | Tpy | Max | Unit | Conditions |
|------------------------------|-------------------------|-----|------|------|------|--|
| Output voltage | V _{OH} | 2.7 | 3.3 | — | V | I _{OH} =-400uA VCC=4.75V, V _{IH} =2V |
| | V _{OL} | — | 0.15 | 0.4 | V | I _{OL} =4mA I _{OL} =8mA VCC=4.75V, V _{IL} =0.7V |
| | | — | 0.20 | 0.5 | | |
| Input current | I _I | — | 0.01 | 100 | uA | VCC=5.25V, V _I =7V |
| | I _{IH} | — | 0.01 | 20 | uA | VCC=5.25V, V _I =2.7V |
| | I _{IL} | — | 0.20 | 0.4 | mA | VCC=5.25V, V _I =0.4V |
| Short-circuit output current | I _{OS} (Note1) | — | -33 | -100 | mA | VCC=5.25V |
| Supply current | I _{CCH} | — | 3.0 | 6.2 | mA | VCC=5.25V, all V _I =VCC |
| | I _{CCL} | — | 5.0 | 9.8 | mA | VCC=5.25V, all V _I =GND |
| Input clamp voltage | V _{IK} | — | 0.9 | -1.5 | V | VCC=4.75V, I _I = -18mA |

Note1: only one output port is short circuited each time, and the short circuit time is not more than one second.


■ Switching Characteristics

(T_A=25°C, Unless specified)


| Item | Symbol | Min | Tpy | Max | Unit | Conditions |
|------------------------|------------------|-----|-----|-----|------|-----------------------------|
| Propagation delay time | t _{PLH} | — | 6 | — | ns | VCC=5V, CL=16pF, RL=2K Ω |
| | t _{PHL} | — | 16 | — | ns | |

■ Testing Method

1 ◀ Test Circuit



2 ◀ Waveform




Note:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. Input: port input level, $f=500\text{kHz}$, $D=50\%$, $t_{TLH}=t_{THL}$ or less 20ns;
4. Output: Y output test port (Out of Phase Output, In Phase Output)

■ Package Dimensions

Unit : mm /inch

DIP14

SOP14